Error (10228):Verilog HDL error at top.v(1):module "top" cannot be declared more than once晕

来源:学生作业帮助网 编辑:作业帮 时间:2024/04/28 07:25:49
Error (10228):Verilog HDL error at top.v(1):module

Error (10228):Verilog HDL error at top.v(1):module "top" cannot be declared more than once晕
Error (10228):Verilog HDL error at top.v(1):module "top" cannot be declared more than once

Error (10228):Verilog HDL error at top.v(1):module "top" cannot be declared more than once晕
貌似 叫top 的module 被命名了不知一次